AX11015, Microcontroller with Ethernet Controller and TCP/IP

Posted in 8051 or MCS 51, Embedded Ethernet, Favorite, SoC, TCP/IP Stack
On Sunday, August 13, 2006

The AX11015 is a 8051 / 80390 compatible microcontroller with on-chip ethernet controller, TCP/IP stack and 10/100M ethernet MAC/PHY. By those on-chip features, AX11015 offers simple, easy, and low cost ethernet networking solution  In addition to stand-alone application, the AX11015, with popular TCP/IP protocol suite on-chip and built-in local bus host interface, I2C bus, or SPI bus, can be used as network co-processor to offload TCP/IP protocol processing loading from system CPU in an embedded system.

The AX11015 is one of the ASIX ’s AX110xx microcontroller family.
The AX11001/AX11005 and AX11015 MCUs can run up to 100MIPS. They have 128 to 512 KBytes flash memory, and 32KBytes of RAM. The AX110xx family also supports I2C, SPI bus, three UART (up to 921.6Kbps), and Dallas 1-wire.

Targeted applications of AX11015 ethernet micro controller:

  • Home appliances,
  • Factory/building automation,
  • Industrial equipments,
  • Security systems,
  • Remote control, monitoring and management,
  • POS terminals,
  • Vending machines,
  • IP camera,
  • Internet radio,
  • Automatic meter reading,
  • Network sensors,
  • Networked UPS,
  • Serial to Ethernet adapter,
  • Ethernet to ZigBee bridge.


Picture: AX11015, Ethernet Microcontroller with TCP/IP and Ethernet PHY

 

Features of AX11015 ethernet micro controller

  • MCU
    • 8-bit pipelined RISC, one cycle per instruction,  100 MIPS max
    • compatible with 8051/80390 family
    • 4 8 bit GPIO ports
    • 2 external interrupt sources with 2 priority levels
    • Power management unit, watchdog timer, and 3 16-bit timer/counters
    • In-Circuit Emulation debug port adaptor
    • 5 channels of Programmable Counter Array (PCA)
  • Program and Data Memory
    • 512KB Flash memory, and 16KB SRAM for mirroring. External program memory can grow up to 2MB without bank select
    • Support initial Flash memory ISP programming via UART or ICE adaptor
    • Support In Application Programming (IAP), a run-time firmware/driver update through Ethernet or UART.
    • Support boot loader to shadow program code on to internal 16KB SRAM and external SRAM for high performance applications
    • Embed 32KB SRAM for data memory, expandable up to 2MB via external SRAM without bank select
  • Buffer Management
    • Allow external program and data memory to share the same SRAM memory chip with flexible memory space allocation
    • Embed DMA engine and memory arbiter. Support 5 DMA channels for high performance data movement needed for network protocol stack processing
  • On-chip 10/100M Fast Ethernet MAC and PHY
    • Integrate IEEE 802.3 10BASE-T/100BASE-TX compatible Fast Ethernet MAC and PHY with dedicated 12KB SRAM for Ethernet packet buffering. Support full-duplex and half-duplex operations. Provide optional MII interface (for HomePNA and HomePlug)
    • Support twisted pair crossover detection and auto-correction (Auto-MDIX)
    • Support wakeup via Link-up, Magic packet, Wakeup frame or external input pin
  • TCP/IP
    • Build in TCP/IP accelerator in hardware to improve network transfer throughput. Support IP/TCP/UDP/ICMP/IGMP checksum and ARP in hardware
    • Support TCP, UDP, ICMP, IGMP, IPv4, DHCP, BOOTP, ARP, and HTTP in software
  • Communication Interface
    • 3 UART interface (with 1 supporting 921.6Kbps and Modem control)
    • Local bus host interface (master or slave mode)
    • SPI/Micro wire interface (3 masters or 1 slave mode)
    • 1 1-Wire controller interface (master mode)
    • 10/100 Ethernet PHY interface
  • Support network boot over Ethernet using BOOTP and TFTP
  • Integrate on-chip 3.3V to 1.8V voltage regulator and require single power supply of 3.3V only
  • Integrate on-chip oscillator and PLL. Require only one 25Mhz crystal to operate
  • Integrate on-chip power-on reset circuit
  • 128-pin LQFP RoHS package
  • Operating temperature: 0 to 70°C or -40 to 85°C
  • 10/100 Ethernet PHY interface

For comparison of similar product, see Microchip product: PIC18F97J60, ethernet microcontroller with free TCP/IP stack 

You probably also interested with this Freescale embedded-ethernet product: MCF5223x Microcontroller with 10/100 ethernet controller and peripheral

 

update:

Availability of AX110xx single-chip microcontroller with TCP/IP and 10/100M Fast Ethernet MAC/PHY:

The AX110xx are available now. Pricing for the AX11001 is $4.99 in 10,000-piece quantities. .

 

update:

Reference circuit and schematic of AX110xx ethernet micro controller:

 

Source: ASIX

2 Responses to “AX11015, Microcontroller with Ethernet Controller and TCP/IP”

  1. PIC18F97J60, 8-bits Microcontroller with On-chip Ethernet Peripheral and Free TCP/IP Stack at Embedded-System . Net Says:

    [...] with TCP/IP and On-chip Ethernet RSS 2.0 feed. Responses are currently closed, but you can trackback from your own site. Possible RelatedEntries: [...]

  2. Freescale ColdFire MCF5223x Microcontroller with 10/100 Ethernet Peripheral at Embedded-System . Net Says:

    [...] with TCP/IP and On-chip Ethernet RSS 2.0 feed. Responses are currently closed, but you can trackback from your own site. Possible RelatedEntries: [...]


Possible Related Entries:
[Embedded System roll-b]
Caution:
Non-English page is generated by an automatic translation software which can rise inaccurate translation.
Consider to view the original English version via link at the bottom of this page.